Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Hire Verilog / VHDL Designers

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    18 jobs found, pricing in USD
    General purpose regester 6 days left
    VERIFIED

    complete the design of a simple general purpose processor using Xilinx ISE Schematic Capture.

    $190 (Avg Bid)
    $190 Avg Bid
    7 bids

    finite-state synchronous machines mealy and moore machine for given task, using Intel Quartus.

    $181 (Avg Bid)
    $181 Avg Bid
    15 bids

    Hello, I need to create a project in VHDL: a simple operations calculator (addition, subtraction, multiplication, and division). The result have to be displayed on the PmodCLP I need this to implement on the board NEXYS 4, Artix 7 FPGA. The VHDL code should be developed in Xilinx ISE. I would need the documentation. Also include as many comments as you can about what is going on so that I can...

    $210 (Avg Bid)
    $210 Avg Bid
    3 bids

    Hello, I need to create a project in VHDL: a simple operations calculator (addition, subtraction, multiplication, and division). The result have to be displayed on the PmodCLP I need this to implement on the board NEXYS 4, Artix 7 FPGA. The VHDL code should be developed in Xilinx ISE. I would need the documentation. Also include as many comments as you can about what is going on so that I can...

    $240 (Avg Bid)
    $240 Avg Bid
    6 bids

    We plan to use the Sny IMX420 imager, the Framos IP Core and a Xilinx FPGA. Looking for a vision software freelancer with experience in these technologies. Vivado 2018 or later.

    $52 / hr (Avg Bid)
    $52 / hr Avg Bid
    9 bids

    The first installment of the project dealt with the capability to simulate the actions of four very simple gate types, an INV gate, an AND gate, an OR gate and an XOR (exclusive or) gate. The second installment extended that capability by describing the simple logic gates using Verilog, but the Verilog was restricted to descriptions of circuits which only contained a single gate. For the third ins...

    $63 (Avg Bid)
    $63 Avg Bid
    10 bids

    *CHEAPEST BID WILL WIN* I need someone to code an interface for a game similar to minesweeper in MIPS. The logic and everything is provided, all I need someone is to complete the interface. This sounds very complicated but it's an easy job, and that's why this comes under micro project. Files and more details will be provided over chat.

    $43 (Avg Bid)
    $43 Avg Bid
    3 bids
    Project in system verilog 3 days left
    VERIFIED

    Build a project using system verilog

    $198 (Avg Bid)
    $198 Avg Bid
    10 bids

    Micro-controoler Application on Terasic DE10-Lite, FPGA board

    $36 (Avg Bid)
    $36 Avg Bid
    4 bids

    finite-state synchronous machines mealy and moore machine for given task.

    $133 (Avg Bid)
    $133 Avg Bid
    21 bids

    Need to investigate the latches, flip-flops and the registers in VHDL laboratory work

    $67 (Avg Bid)
    $67 Avg Bid
    9 bids

    digital Alarm clock. I need it for my final project. Please let me know if anyone can do it in 20$. Lowest bit will be rewarded.

    $56 (Avg Bid)
    $56 Avg Bid
    10 bids

    I need it for my final project. Please let me know if anyone can do it in 20$. Lowest bit will be rewarded.

    $28 (Avg Bid)
    $28 Avg Bid
    7 bids

    This Project is to investigate latches, flip-flops and registers. VHDL -- Quartus Prime Lite 18.1 Quartus.

    $15 (Avg Bid)
    $15 Avg Bid
    2 bids

    The first installment of the project dealt with the capability to simulate the actions of four very simple gate types, an INV gate, an AND gate, an OR gate and an XOR (exclusive or) gate. The second installment extended that capability by describing the simple logic gates using Verilog, but the Verilog was restricted to descriptions of circuits which only contained a single gate. For the third ins...

    $50 (Avg Bid)
    $50 Avg Bid
    16 bids
    OFDM Waveform Development 18 hours left
    VERIFIED

    Need someone to develop OFDM waveform on AD9361 or any other transceiver and FPGA.

    $1225 (Avg Bid)
    $1225 Avg Bid
    10 bids
    Digital Logic Project 7 hours left
    VERIFIED

    hello, please if you can comment out the verilog code and the steps done, so we know how to explain it. also, i need this project to be done in exactly one week from today. thank you

    $49 (Avg Bid)
    $49 Avg Bid
    8 bids

    PCle, ethernet , UVM, System Verilog

    $200 (Avg Bid)
    $200 Avg Bid
    2 bids