Design a cache coherence simulator that can work with all the three protocols – MSI, MESI

Closed Posted 6 years ago Paid on delivery

₹1500-12500 INR

Paid on delivery

Closed Paid on delivery

The simulator should model caches as well as buses. The trace format can be as " R/W ADDRESS PROCESSOR NUMBER. The design should highlight the problems in the cache simulator and proposal should summarize, how those problems will be fixed.(This is a computer architecture project)

C Programming C++ Programming Coding Computer Science

Project ID: #16502555

About the project

1 proposal Remote project Active 6 years ago

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs

1 freelancer is bidding on average ₹8333 for this job

raulbehl's Profile Picture
raulbehl

Hello! Please check my reviews and profile to know more about me and my work. I have working knowledge of Computer Architecture and would be really happy to help you out. Thank you!

₹8333 INR in 3 days
(50 Reviews)
5.6
Post a project like this