Find Jobs
Hire Freelancers

need to implement an ieee paper using verilog or vhdl. -- 2

₹1500-12500 INR

Closed
Posted almost 6 years ago

₹1500-12500 INR

Paid on delivery
would like to get the implementation of given ieee paper using verilog/vhdl within 15 days
Project ID: 16745788

About the project

9 proposals
Remote project
Active 6 yrs ago

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs
9 freelancers are bidding on average ₹8,345 INR for this job
User Avatar
Hello! I am an experienced Engineer and have been helping out many on this platform. It would be great if I could help you out. Thank you! Verilog and Digital Design - 4+ years
₹7,777 INR in 12 days
5.0 (55 reviews)
5.8
5.8
User Avatar
A proposal has not yet been provided
₹9,000 INR in 15 days
4.6 (15 reviews)
4.2
4.2
User Avatar
A proposal has not yet been provided
₹11,666 INR in 15 days
4.8 (13 reviews)
3.8
3.8
User Avatar
I had implemented one thesis and a paper before using verilog so, it is easy to extract the specs and implement any block diagram. Relevant Skills and Experience Implementing FFT/IFFT block for NB-IOT, I2C, UART and I2S protocols. Also, working on MIPS processor. Debugging in dot product RTL using NIOS II.
₹7,777 INR in 15 days
5.0 (1 review)
3.2
3.2
User Avatar
I am a senior year PhD Scholar at Shanghai Jiao Tong University, Shangahi China. My research is all about Reconfigurable Computing /Fast Arithmetic Circuits / Efficient Neural Network Accelerator Design, as you know its all connected with Verilog HDL. I have been working with Verilog HDL fro more tahn 5 years. I am pretty comfortable not only with writing Verilog HDL Code for simple to very complex systems such as DSP systems/ Embedded Control Systems and currently i am, developing Neural Network Accelerator Design which will be available on my github very soon. I have also written Custom IP Core packaging in to industry standard interfaces such as Xilinx AXI- Stream, AXI-Lite and AXI4 interfaces. In conclusion, i can code your design in Verilog RTL providing functional simulation as well as synthesis on a device (FPGA, SoC or mixed FPGA-SOC solution.
₹5,555 INR in 7 days
5.0 (3 reviews)
3.3
3.3
User Avatar
I have 10 years of experience in design and verification using Verilog on FPGA. Please message me. Thank you
₹7,777 INR in 15 days
5.0 (2 reviews)
1.7
1.7
User Avatar
I am 5 years experience in Digital ASIC/FPGA design with VHDL/Verilog and Systemverilog Either 10000 or adding me to the paper :)
₹8,888 INR in 15 days
0.0 (0 reviews)
0.0
0.0
User Avatar
A proposal has not yet been provided
₹8,888 INR in 7 days
0.0 (0 reviews)
0.0
0.0
User Avatar
I have 5 years of professional experience in implementing VHDL or verilig codes from IEEE paper. I can give you guarantee that the required algorithm will be implemented. The milestones will be as follows: 1. Read paper, understand and discuss the specifications. 2. After finalizing the specifications I will submit a block diagram. 3. Then I will finish the code and make it run 4. Then submit final deliverables
₹7,777 INR in 7 days
0.0 (0 reviews)
0.0
0.0

About the client

Flag of INDIA
India
0.0
0
Member since Apr 20, 2018

Client Verification

Thanks! We’ve emailed you a link to claim your free credit.
Something went wrong while sending your email. Please try again.
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Loading preview
Permission granted for Geolocation.
Your login session has expired and you have been logged out. Please log in again.