Looking for a SystermVerilog TCPIP model which drives the MAC data to TCPIP DUT and analyze the data from DUT. Need some customization depending on the RTL.
I know SystemVerilog since 3 years, also worked on USB which indeed layered architecture like TCP/IP. You can tell me your requirement.
Bid is negotiable.